


RESTART TABLE

Name	Code	Restart Address
RST 0	C7	000016
RST 1	CF	000816
RST 2	D7	001016
RST 3	DF	001816
RST 4	E7	002016
TRAP	Hardware* Function	002416
RST 5	EF	002816
RST 5.5	Hardware* Function	002C16
RST 6	F7	003016
RST 6.5	Hardware* Function	003416
RST 7	FF	003816
RST 7.5	Hardware* Function	003C16


\*NOTE: The hardware functions refer to the on-chip Interrupt feature of the 8085 only.

USE OF THE A REGISTER BY  
RIM AND SIM INSTRUCTIONS (8085 ONLY)

A REGISTER AFTER EXECUTING RIM



A REGISTER BEFORE EXECUTING SIM



00 NOP	2B DCX H	56 MOV D,M
01 LXI B,db1e	2C INR L	57 MOV D,A
02 STAX B	2D DCR L	58 MOV E,B
03 INX B	2E MVI L,byte	59 MOV E,C
04 INR B	2F CMA	5A MOV E,D
05 DCR B	30 SIM*	5B MOV E,E
06 MVI B,byte	31 LXI SP,db1e	5C MOV E,H
07 RLC	32 STA adr	5D MOV E,L
08 ---	33 INX SP	5E MOV E,M
09 DAD B	34 INR M	5F MOV E,A
0A LDAX B	35 DCR M	60 MOV H,B
0B DCX B	36 MVI M,byte	61 MOV H,C
0C INR C	37 STC	62 MOV H,D
0D DCR C	38 ---	63 MOV H,E
0E MVI C,byte	39 DAD SP	64 MOV H,H
0F RRC	3A LDA adr	65 MOV H,L
10 ---	3B DCX SP	66 MOV H,M
11 LXI D,db1e	3C INR A	67 MOV H,A
12 STAX D	3D DCR A	68 MOV L,B
13 INX D	3E MVI A,byte	69 MOV L,C
14 INR D	3F CMC	6A MOV L,D
15 DCR D	40 MOV B,B	6B MOV L,E
16 MVI D,byte	41 MOV B,C	6C MOV L,H
17 RAL	42 MOV B,D	6D MOV L,L
18 ---	43 MOV B,E	6E MOV L,M
19 DAD D	44 MOV B,H	6F MOV L,A
1A LDAX D	45 MOV B,L	70 MOV M,B
1B DCX D	46 MOV B,M	71 MOV M,C
1C INR E	47 MOV B,A	72 MOV M,D
1D DCR E	48 MOV C,B	73 MOV M,E
1E MVI E,byte	49 MOV C,C	74 MOV M,H
1F RAR	4A MOV C,D	75 MOV M,L
20 RIM*	4B MOV C,E	76 HLT
21 LXI H,db1e	4C MOV C,H	77 MOV M,A
22 SHLD adr	4D MOV C,L	78 MOV A,B
23 INX H	4E MOV C,M	79 MOV A,C
24 INR H	4F MOV C,A	7A MOV A,D
25 DCR H	50 MOV D,B	7B MOV A,E
26 MVI H,byte	51 MOV D,C	7C MOV A,H
27 DAA	52 MOV D,D	7D MOV A,L
28 ---	53 MOV D,E	7E MOV A,M
29 DAD H	54 MOV D,H	7F MOV A,A
2A LHLD adr	55 MOV D,L	80 ADD B

\*8085 Only.

All mnemonics copyright ©Intel Corporation 1976.

HEX-ASCII TABLE

00 NUL	21 !	42 B	63 c
01 SOH	22 "	43 C	64 d
02 STX	23 #	44 D	65 e
03 ETX	24 \$	45 E	66 f
04 EOT	25 %	46 F	67 g
05 ENQ	26 &	47 G	68 h
06 ACK	27 /	48 H	69 i
07 BEL	28 (	49 I	6A j
08 BS	29 )	4A J	6B k
09 HT	2A *	4B K	6C l
0A LF	2B +	4C L	6D m
0B VT	2C ^	4D M	6E n
0C FF	2D -	4E N	6F o
0D CR	2E .	4F O	70 p
0E SO	2F /	50 P	71 q
0F SI	30 0	51 Q	72 r
10 DLE	31 1	52 R	73 s
11 DC1 (X-ON)	32 2	53 S	74 t
12 DC2 (TAPE)	33 3	54 T	75 u
13 DC3 (X-OFF)	34 4	55 U	76 v
14 DC4 (TAPE)	35 5	56 V	77 w
15 NAK	36 6	57 W	78 x
16 SYN	37 7	58 X	79 y
17 ETB	38 8	59 Y	7A z
18 CAN	39 9	5A Z	7B [
19 EM	3A :	5B [	7C
1A SUB	3B ;	5C \	7D ]
1B ESC	3C <	5D ^	(ALT MODE)
1C FS	3D =	5E _	( )
1D GS	3E >	5F `	(←)
1E RS	3F ?	60 \	7F DEL (RUB OUT)
1F US	40 @	61 a	
20 SP	41 A	62 b	

INTEL CORPORATION  
3065 Bowers Avenue  
Santa Clara, California 95051  
Tel. (408) 246-7501

INTEL JAPAN CORPORATION  
Flower Hill-Shinmachi East Bldg.  
1-23-9, Shinmachi, Setagaya-ku  
Tokyo 154, Japan  
Tel. (03) 426-9261

INTEL INTERNATIONAL  
Rue du Moulin a Papier  
51-Boite 1  
B-1160 Brussels, Belgium  
Tel. (02) 660 30 10

Printed in U.S.A. A-225-0777-20K-CG-BL

intel  
8085/8080  
Assembly Language  
Reference Card

July 1977



©Intel Corporation 1977

98-438B

## DATA TRANSFER GROUP

Move	Move (cont)	Move Immediate
MOV A,A 7F	MOV E,A 5F	MVI A, byte 3E
MOV A,B 78	MOV E,B 58	MVI B, byte 06
MOV A,C 79	MOV E,C 59	MVI C, byte 0E
MOV A,D 7A	MOV E,D 5A	MVI D, byte 16
MOV A,E 7B	MOV E,E 5B	MVI E, byte 1E
MOV A,H 7C	MOV E,H 5C	MVI H, byte 26
MOV A,L 7D	MOV E,L 5D	MVI L, byte 2E
MOV A,M 7E	MOV E,M 5E	MVI M, byte 36
MOV B,A 47	MOV H,A 67	
MOV B,B 40	MOV H,B 60	
MOV B,C 41	MOV H,C 61	
MOV B,D 42	MOV H,D 62	
MOV B,E 43	MOV H,E 63	
MOV B,H 44	MOV H,H 64	
MOV B,L 45	MOV H,L 65	
MOV B,M 46	MOV H,M 66	
MOV C,A 4F	MOV L,A 6F	
MOV C,B 48	MOV L,B 68	
MOV C,C 49	MOV L,C 69	
MOV C,D 4A	MOV L,D 6A	
MOV C,E 4B	MOV L,E 6B	
MOV C,H 4C	MOV L,H 6C	
MOV C,L 4D	MOV L,L 6D	
MOV C,M 4E	MOV L,M 6E	
MOV D,A 57	MOV M,A 77	
MOV D,B 50	MOV M,B 70	
MOV D,C 51	MOV M,C 71	
MOV D,D 52	MOV M,D 72	
MOV D,E 53	MOV M,E 73	
MOV D,H 54	MOV M,H 74	
MOV D,L 55	MOV M,L 75	
MOV D,M 56		
	XCHG EB	

byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions).

dble = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions).

adr = 16-bit address (Second and Third bytes of 3-byte instructions).

\* = all flags (C, Z, S, P, AC) affected.

\*\* = all flags except CARRY affected; (exception: INX and DCX affect no flags).

† = only CARRY affected.

All mnemonics copyright ©Intel Corporation 1976.

## ARITHMETIC AND LOGICAL GROUP

Add*	Increment**	Logical*
ADD A 87	INC A 3C	ANA A A7
ADD B 80	INC B 04	ANA B A0
ADD C 81	INC C 0C	ANA C A1
ADD D 82	INC D 14	ANA D A2
ADD E 83	INC E 1C	ANA E A3
ADD H 84	INC H 24	ANA H A4
ADD L 85	INC L 2C	ANA L A5
ADD M 86	INC M 34	ANA M A6
ADC A 8F	INC B 03	ANA A AF
ADC B 88	INC D 13	ANA B A8
ADC C 89	INC H 23	ANA C A9
ADC D 8A	INC SP 33	ANA D AA
ADC E 8B		ANA E AB
ADC H 8C		ANA H AC
ADC L 8D		ANA L AD
ADC M 8E		ANA M AE
	Decrement**	
	DCR A 3D	
	DCR B 05	
	DCR C 0D	
	DCR D 15	
	DCR E 1D	
	DCR H 25	
	DCR L 2D	
	DCR M 35	
	DCX B 0B	
	DCX D 1B	
	DCX H 2B	
	DCX SP 3B	
	Specials	
	DAA* 27	
	CMA 2F	
	STC† 37	
	CMC† 3F	
	Arith & Logical Immediate	
	ADI byte C6	
	ACI byte CE	
	SUI byte D6	
	SBI byte DE	
	ANI byte E6	
	XRI byte EE	
	ORI byte F6	
	CPI byte FE	
	Double Add†	
	DAD B 09	
	DAD D 19	
	DAD H 29	
	DAD SP 39	
	Rotate†	
	RLC 07	
	RRC 0F	
	RAL 17	
	RAR 1F	

## BRANCH CONTROL GROUP

Jump	Stack Ops	Pseudo Instruction
JMP adr C3	PUSH B C5	General:
JNZ adr C2	PUSH D D5	ORG
JZ adr CA	PUSH H E5	END
JNC adr D2	PUSH PSW F5	EQU
JC adr DA	POP B C1	SET
JPO adr E2	POP D D1	DS
JPE adr EA	POP H E1	DB
JP adr F2	POP PSW* F1	DW
JM adr FA		
PCHL E9	XTHL E3	
	SPHL F9	
	Input/Output	
	OUT byte D3	
	IN byte DB	
	Control	
	DI F3	
	EI FB	
	NOP 00	
	HLT 76	
	Return	
	RET C9	
	RNZ C0	
	RZ C8	
	RNC D0	
	RC D8	
	RPO E0	
	RPE E8	
	RP F0	
	RM F8	

## Restart

0 C7	1 CF	2 D7	3 DF	4 E7	5 EF	6 F7	7 FF
------	------	------	------	------	------	------	------

## ASSEMBLER REFERENCE

Operators
( )
NUL
LOW, HIGH
*, /, MOD, SHL, SHR
+, -
NOT
AND
OR, XOR


## I/O AND MACHINE CONTROL

Stack Ops	Input/Output	Control	Relocation:	Conditional Assembly:	Constant Definition
			ASEG NAME	IF	0BDH } Hex
			DSEG STKLN	ELSE	1AH } Hex
			CSEG STACK	ENDIF	105D } Decimal
			PUBLIC MEMORY		105 } Decimal
			EXTRN		720 } Octal
					72Q } Octal
					11011B } Binary
					00110B } Binary
					'TEST' } ASCII
					'A' 'B' } ASCII


## INTEL® 8080/8085

## INSTRUCTION SET REFERENCE TABLES

### INTERNAL REGISTER ORGANIZATION



### REGISTER-PAIR ORGANIZATION



NOTE: Leftmost Byte is high-order byte for arithmetic operations and addressing. Left byte is pushed on stack first. Right byte is popped first.

### REGISTER PAIR AND STACK OPERATIONS

	PSW (A/F)	B (B/C)	D (D/E)	H (H/L)	SP	PC	Function
INX		03	13	23	33		Increment Register Pair
DCX		0B	1B	2B	3B		Decrement Register Pair
LDAX		0A	1A	7E(1)			Load A Indirect (Reg. Pair holds Adrs)
STAX		02	12	77(2)			Store A Indirect (Reg. Pair holds Adrs)
LHLD				2A			Load H/L Direct (Bytes 2 and 3 hold Adrs)
SHLD				22			Store H/L Direct (Bytes 2 and 3 hold Adrs)
LXI		01	11	21	31	C3(3)	Load Reg. Pair Immediate (Bytes 2 and 3 hold immediate data)
PCHL						E9	Load PC with H/L (Branch to Adrs in H/L)
XCHG				EB			Exchange Reg. Pairs D/E and H/L
DAD		09	19	29	39		Add Reg. Pair to H/L
PUSH	F5	C5	D5	E5			Push Reg. Pair on Stack
POP	F1	C1	D1	E1			Pop Reg. Pair off Stack
XTHL				E3			Exchange H/L with Top of Stack
SPHL					F9		Load SP with H/L

Notes: 1. This is MOV A.M. 2. This is MOV M.A. 3. This is JMP.

## BRANCH CONTROL INSTRUCTIONS

Flag Condition	Jump	Call	Return
Zero=True	JZ CA	CZ CC	RZ C8
Zero=False	JNZ C2	CNZ C4	RNZ C0
Carry=True	JC DA	CC DC	RC D8
Carry=False	JNC D2	CNC D4	RNC D0
Sign=Positive	JP F2	CP F4	RP F0
Sign=Negative	JM FA	CM FC	RM F8
Parity=Even	JPE EA	CPE EC	RPE E8
Parity=Odd	JPO E2	CPO E4	RPO E0
Unconditional	JMP C3	CALL CD	RET C9

## ACCUMULATOR OPERATIONS

	Code	Function
XRA A	AF	Clear A and Clear Carry
ORA A	B7	Clear Carry
CMC	3F	Complement Carry
CMA	2F	Complement Accumulator
STC	37	Set Carry
RLC	07	Rotate Left
RRC	0F	Rotate Right
RAL	17	Rotate Left Thru Carry
RAR	1F	Rotate Right Thru Carry
DAA	27	Decimal Adjust Accum.